Hi,
I’m addicted to VHDL but love to use the DPI-C approach supported by System Verilog.
The main approach would be to call VVC Procedures just by C (supported by SV).
I’m working on a simple example But are there points against this approach?
best regards
Tim