This is a forum for UVVM users to discuss questions, challenges and best practices for UVVM based FPGA and ASIC VHDL verification.
Related topics
Topic | Replies | Views | Activity | |
---|---|---|---|---|
Take the Aldec FPGA verification Survey | 0 | 264 | November 1, 2022 | |
UVVM v2 2020.04.20 is release - with a new VIP | 0 | 500 | April 21, 2020 | |
VVM for teaching verification at a UK university | 1 | 338 | October 31, 2022 | |
New UVVM functionality: Detection of unexpected interface activity | 0 | 126 | May 29, 2024 | |
Verification for simple parallel bus with data valid | 3 | 74 | September 29, 2024 |