This is a forum for UVVM users to discuss questions, challenges and best practices for UVVM based FPGA and ASIC VHDL verification.
Related topics
Topic | Replies | Views | Activity | |
---|---|---|---|---|
Take the Aldec FPGA verification Survey | 0 | 267 | November 1, 2022 | |
UVVM v2 2020.04.20 is release - with a new VIP | 0 | 503 | April 21, 2020 | |
VVM for teaching verification at a UK university | 1 | 348 | October 31, 2022 | |
UVVM in Vivado / xsim | 4 | 789 | April 21, 2023 | |
UVVM support GHDL open source simulator | 9 | 1396 | August 4, 2023 |