Verification for simple parallel bus with data valid

I’m using UVVM to verify a DUT that has a simple data output bus which consists of 16 parallel bits and a data valid bit. What is the right UVVM module I can use to queue up checks for the expected values coming out of my DUT?